

I CLAIM:

1 1 A CMOS integrated circuit device comprising:
2 a plurality of p-channel transistors formed in active surface areas of n-
3 type regions;
4 a plurality of n-channel transistors formed in isolated active surface
5 areas of p-type regions;
6 gate electrodes for the p-channel and n-channel transistors, the gate
7 electrodes overlying and being insulated from the respective active surface areas;
8 p-type source and drain regions for the p-channel transistors, each p-
9 type source and drain region consisting of a low resistivity region;
10 n-type source and drain regions for the n-channel transistors, each n-
11 type source and drain region having a low resistivity region and an LDD region;
12 each gate electrode having a pair of sidewall spacers each having an
13 inner and an outer portion, each sidewall spacer corresponding to an underlying
14 source and drain region;
15 each p-channel low resistivity region located under the outer portion
16 and at least a part of the inner portion of its respective sidewall spacer;
17 each n-channel low resistivity region located under at least a part of the
18 outer portion and a part of the inner portion of its respective sidewall spacer; and
19 each n-channel LDD region extending from its respective low
20 resistivity region to underlie the inner portion of its respective sidewall spacer.

1 2 The integrated circuit of claim 1, wherein the inner portion of the
2 sidewall spacer comprises an oxide.

1 3 The integrated circuit of claim 1, wherein the outer portion of the
2 sidewall spacer comprises an oxide.

1 4 The integrated circuit of claim 1, wherein the p-channel source and
2 drain comprise silicon implanted with BF_2 .

1 5 The integrated circuit of claim 1, wherein:
2 the distance between low resistivity regions of the source and drain
3 regions of the p-channel transistor is between the p-channel minimum length and
4 the p-channel maximum length, wherein:

5 the p-channel minimum length is a distance below which the
6 transistor will not operate reliably due to short channel effects; and,

7 the p-channel maximum length is a distance the above which
8 the transistor will not turn on efficiently.

1 6 The integrated circuit of claim 1, wherein the distance between the
2 low resistivity regions of the n-channel transistor is between the n-channel
3 minimum LDD length and the n-channel maximum LDD length wherein:

4 the n-channel minimum LDD length is a distance below which
5 the transistor will not operate reliably due to short channel effects; and

6 the n-channel maximum LDD length is a distance above which
7 the transistor will not turn on efficiently.

1 7 The integrated circuit of claim 1, wherein the sidewall spacers have a
2 total width of approximately 500 to 2500 Å.

1 8 A method of fabricating p-channel and n-channel transistors in a
2 CMOS device, the method comprising:

3 forming gate electrodes for p-channel and n-channel transistors over n-
4 type and p-type silicon regions that define isolated active areas of the device;

5 implanting an n-type dopant into the p-type silicon region to form LDD
6 regions of the n-channel transistor;

7 forming a first insulating layer over the gate electrodes and the n-type
8 and p-type silicon regions;

9 implanting a p+ type dopant into the n-type silicon region for forming
10 low resistivity source and drain regions of the p-channel transistor;

11 forming a second insulating layer over the first insulating layer;

12 etching the first and second insulating layer to provide sidewall spacers
13 over the silicon regions adjacent to the gate electrodes; and

14 implanting an n+ type dopant impurity into the portions of the p-region
15 for forming low resistivity portions of source and drain regions of the n-channel
16 transistor.

1 9 The method of claim 8, further comprising the step of diffusing the p+
2 type implant toward the respective gate, performed after the step of implanting the
3 p+ type dopant.

1 10 The method of claim 8, further comprising the steps of:

2 masking the n-type silicon regions, performed prior to the step of
3 implanting the n-type dopant to form the LDD regions, for masking the n-type
4 silicon regions from the n-type dopant implantation; and

5 unmasking the n-type silicon regions, performed after the step of

1 implanting the n-type dopant;

2 masking the p-type silicon regions, performed prior to the step of
3 implanting the p+ type dopant, for masking the p-type silicon regions from the p+
4 type dopant implantation;

5 unmasking the p-type silicon regions, performed after the step of
6 implanting the p+ dopant and before the step of forming a second insulating layer;

7 masking the n-type silicon regions, performed prior to the step of
8 implanting the n+ type dopant, for masking the n-type silicon regions from the n+
9 type dopant implantation; and

10 unmasking the n-type silicon regions, performed after the step of
11 implanting the n+ dopant.

12 11 The method of claim 8, wherein the first insulating layer comprises an
13 oxide.

14 12 The method of claim 8, wherein the second insulating layer comprises
15 an oxide.

16 13 The method of claim 8, wherein the p+ type dopant impurity comprises
17 BF₂.

18 14 The method of claim 8, wherein:
19 the distance between low resistivity regions of the source and drain
20 regions of the p-channel transistor is between the p-channel minimum length and
21 the p-channel maximum length, wherein:

22 the p-channel minimum length is a distance below which the

1 transistor will not operate reliably due to short channel effects; and

2 the p-channel maximum length is a distance above which the
3 transistor will not turn on efficiently.

1 15 The method of claim 8, wherein the first insulating layer has a
2 thickness of approximately 500 to 2500 Å.

1 16 The method of claim 8, wherein the distance between the low
2 resistivity regions of the n-channel transistor is between the n-channel minimum
3 LDD length and the n-channel maximum LDD length wherein:

4 the n-channel minimum LDD length is a distance below which
5 the transistor will not operate reliably due to short channel effects; and

6 the n-channel maximum LDD length is a distance above which
7 the transistor will not turn on efficiently.

1 17 The method of claim 8, wherein the second insulating layer has a
2 thickness of approximately 500 to 2500 Å.

1 18 The method of claim 8, wherein the sidewall spacer comprises an inner
2 portion, formed from the first insulating layer, and an outer portion, formed from the
3 second insulating layer.

1 19 A method of fabricating p-channel and n-channel transistors, the
2 method comprising:

3 forming gate electrodes for p-channel and n-channel transistors over n-
4 type and p-type silicon regions, the gate electrodes being separated by a region of
5 isolation insulating;

6 masking the n-type silicon region;

7 implanting an n-type dopant into the p-type silicon region to form LDD
8 and halo implants;

9 unmasking the n-type silicon region;

10 forming a first insulating layer over the gate electrodes and the n-type
11 and p-type silicon region;

12 masking the p-type silicon region;

13 implanting a p⁺ type dopant into the n-type silicon region for forming
14 source and drain regions of the p-channel transistor;

15 unmasking the p-type silicon region;

16 forming a second insulating layer over the first insulating layer;

17 etching the first and second insulating layer to provide sidewall spacers
18 over the silicon regions adjacent to the gate electrodes;

19 masking the n-type silicon regions;

20 implanting an n⁺ type dopant into the p-type silicon regions for
21 forming low resistivity regions of source and drain regions of the n-channel
22 transistor;

23 unmasking the n-type silicon regions;

24 diffusing the p⁺ type implant toward the gate electrode.

1 20 The method of claim 19, wherein the first and second insulating layer

1 comprise oxide.

1 21 The method of claim 19, wherein the p⁺ type dopant impurity
2 comprises BF₂.

1 22 The method of claim 19, wherein:

2 the distance between low resistivity regions of the source and drain
3 regions of the p-channel transistor is between the p-channel minimum length and
4 the p-channel maximum length, wherein:

5 the p-channel minimum length is a distance below which the
6 transistor will not operate reliably due to short channel effects; and

7 the p-channel maximum length is a distance above which the
8 transistor does not turn on efficiently.

9 23 The method of claim 19, wherein the first insulating layer has a
10 thickness of approximately 500 to 2500 Å

1 24 The method of claim 19, wherein the distance between the low
2 resistivity regions of the n-channel transistor is between the n-channel minimum
3 LDD length and the n-channel maximum LDD length wherein:

4 the n-channel minimum LDD length is a distance below which
5 the transistor will not operate reliably due to short channel effects; and

6 the n-channel maximum LDD length is a distance above which
7 the transistor does not turn on efficiently.

1 25 The method of claim 19, wherein the second insulating layer has a

1 thickness of approximately 500 to 2500 Å.

1 26 The method of claim 19, wherein the sidewall spacer comprises an
2 inner portion, formed from the first insulating layer, and an outer portion, formed
3 from the second insulating layer.